A UNIFIED FRAMEWORK FOR RACE ANALYSIS OF ASYNCHRONOUS NETWORKS

被引：7

作者：

BRZOZOWSKI, JA

SEGER, CJ

机构：

来源：

关键词：

D O I：

10.1145/58562.59301

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：20 / 45

页数：26

共 21 条

[1] NOTE ON 3-VALUED LOGIC SIMULATION [J].

BREUER, MA .

[2]

Bryant R. E., 1983, VLSI '83. Proceedings of the IFIP TC WG 10.5 International Conference on Very Large Scale Integration, P85

[3] ALGORITHMIC ASPECTS OF SYMBOLIC SWITCH NETWORK ANALYSIS [J].

BRYANT, RE .

[4] BOOLEAN ANALYSIS OF MOS CIRCUITS [J].

BRYANT, RE .

[5]

BRYANT RE, 1984, IEEE T COMPUT, V33, P160, DOI 10.1109/TC.1984.1676408

[6]

Brzozowski J. A., 1963, IEEE T ELECT COMPUTE, VEC-12, P67

[7]

Brzozowski J. A., 1976, DIGITAL NETWORKS

[8] A CHARACTERIZATION OF TERNARY SIMULATION OF GATE NETWORKS [J].

BRZOZOWSKI, JA ;

SEGER, CJ .

[9]

BRZOZOWSKI JA, 1979, IEEE T COMPUT, V28, P178, DOI 10.1109/TC.1979.1675317

[10]

BRZOZOWSKI JA, 1987, VLSI J, V5, P103