DESIGN OF NONLINEAR ANALOG SWITCHED-CAPACITOR CIRCUITS USING BUILDING-BLOCKS

被引：14

作者：

HOSTICKA, BJ

BROCKHERDE, W

KLEINE, U

SCHWEER, R

机构：

来源：

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS | 1984年 / 31卷 / 04期

关键词：

D O I：

10.1109/TCS.1984.1085521

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：354 / 368

页数：15

共 19 条

[1]

BLANCHARD A, 1976, PHASE LOCKED LOOPS

[2]

BUEDDEFELD J, 1981, THESIS U DORTMUND

[3] PER-CHANNEL A-D CONVERTER HAVING 15-SEGMENT MU-255 COMPANDING [J].

CANDY, JC ;

NINKE, WH ;

WOOLEY, BA .

IEEE TRANSACTIONS ON COMMUNICATIONS, 1976, 24 (01) :33-42

[4]

CANDY JC, 1974, IEEE T COMMUN, V22, P289

[5]

FETTWEIS A, 1981, APR P IEEE INT S CIR, P414

[6] AN NMOS ANALOG BUILDING BLOCK FOR TELECOMMUNICATION APPLICATIONS [J].

FLEISCHER, PE ;

LAKER, KR ;

MARSH, DG ;

BALLANTYNE, JP ;

YIANNOULOS, AA ;

FRASER, DL .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1980, 27 (06) :552-559

[7]

Gardner F., 1966, PHASELOCK TECHNIQUES, V1st

[8]

GILBERT B, 1972, FEB IEEE INT SOL STA, P78

[9]

Gray P. R., 1980, ANALOG MOS INTEGRATE

[10]

HOOVER MV, 1976, IEEE CIRCUITS SYST M, V10, P2

← 1 2 →