PULSE ARITHMETIC IN VLSI NEURAL NETWORKS

被引:19
作者
MURRAY, AF
机构
关键词
D O I
10.1109/40.42988
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:64 / 74
页数:11
相关论文
共 24 条
[1]   SEMIPARALLEL MICROELECTRONIC IMPLEMENTATION OF NEURAL NETWORK MODELS USING CCD TECHNOLOGY [J].
AGRANAT, A ;
YARIV, A .
ELECTRONICS LETTERS, 1987, 23 (11) :580-581
[2]  
AKERS LA, 1988, JUL P INT WORKSH VLS, P218
[3]  
ALLEN T, 1988, 1988 SPIE C VIS COMM, P1040
[4]  
Graf H. P., 1987, 1987 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition, P304
[5]  
GRAF HP, 1986, P C NEURAL NETWORKS, P182
[7]  
HEBB DO, 1949, ORG BEHAVIOR
[8]  
HOPFIELD JJ, 1984, MAY P NATL AC SCI, V81, P3088
[9]  
HUBBARD W, 1986, P AIP C NEURAL NETWO, P227
[10]  
HUTCHISON J, 1988, COMPUTER, V21, P55