DIGITAL MULTIPLIER POWER ESTIMATES

被引:4
作者
BAUGH, CR [1 ]
WOOLEY, BA [1 ]
机构
[1] BELL TEL LABS INC,HOLMDEL,NJ 07733
关键词
D O I
10.1109/TCOM.1975.1092740
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1287 / 1288
页数:2
相关论文
共 7 条
[1]  
Jackson L. B., 1970, Bell System Technical Journal, V49, P159
[2]   AN APPROACH TO IMPLEMENTATION OF DIGITAL FILTERS [J].
JACKSON, LB ;
KAISER, JF ;
MCDONALD, HS .
IEEE TRANSACTIONS ON AUDIO AND ELECTROACOUSTICS, 1968, AU16 (03) :413-&
[3]  
MCIVER GW, 1974, ISSCC DIG TECH P FEB, P54
[4]   EFFECTS OF FINITE REGISTER LENGTH IN DIGITAL FILTERING AND FAST FOURIER-TRANSFORM [J].
OPPENHEIM, AV ;
WEINSTEIN, CJ .
PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1972, 60 (08) :957-+
[5]   40-NS 17-BIT BY 17-BIT ARRAY MULTIPLIER [J].
PEZARIS, SD .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (04) :442-&
[6]  
WHITE SA, 1973, X7337150 ROCKW INT E
[7]  
1971, LSI 112 TTL GATE ARR