DIGITAL PHASE-LOCKED LOOP BEHAVIOR WITH CLOCK AND SAMPLER QUANTIZATION

被引:9
作者
POMALAZARAEZ, CA [1 ]
MCGILLEM, CD [1 ]
机构
[1] PURDUE UNIV,SCH ELECT ENGN,W LAFAYETTE,IN 47907
关键词
D O I
10.1109/TCOM.1985.1096384
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
12
引用
收藏
页码:753 / 759
页数:7
相关论文
共 12 条
[1]  
CESSNA JR, 1972, OCT P INT TEL C, V8, P136
[2]  
CHIE CM, 1978, IEEE T COMMUN, V26, P860
[3]  
CHIE CM, 1977, THESIS U SO CALIFORN
[4]   MULTILEVEL QUANTIZED DPLL BEHAVIOR WITH PHASE-STEP AND FREQUENCY-STEP PLUS NOISE INPUT [J].
DANDREA, NA ;
RUSSO, F .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1980, 28 (08) :1373-1382
[5]  
DANDREA NA, 1978, IEEE T COMMUN, V26, P1364
[6]  
FELDMAN DA, 1972, THESIS MIT CAMBRIDGE
[7]  
Feller W., 1968, INTRO PROBABILITY TH, V1st
[8]   FIRST-ORDER DISCRETE PHASE-LOCKED LOOP WITH APPLICATIONS TO DEMODULATION OF ANGLE-MODULATED CARRIER [J].
GILL, GS ;
GUPTA, SC .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1972, CO20 (03) :454-&
[10]  
Kemmeny J. G., 1960, FINITE MARKOV CHAINS