A NEW APPROACH TO TOPOLOGICAL VIA MINIMIZATION

被引:48
作者
SARRAFZADEH, M [1 ]
LEE, DT [1 ]
机构
[1] NW UNIV EVANSTON,DEPT ELECT ENGN & COMP SCI,EVANSTON,IL 60208
关键词
D O I
10.1109/43.31548
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:890 / 900
页数:11
相关论文
共 18 条
[1]  
ATALLAH MJ, IN PRESS ALGORITHMIC
[2]   EFFICIENT ALGORITHMS FOR LAYER ASSIGNMENT PROBLEM [J].
CHANG, KC ;
DU, DHC .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (01) :67-78
[3]  
CHEN RW, 1983, IEEE T CIRCUITS SYST, V30, P284, DOI 10.1109/TCS.1983.1085357
[4]  
CIELIELSKI MJ, 1981, 18TH P DES AUT C NAS, P733
[5]  
DEOGUN JS, 1987, 2ND P IEEE INT C COM
[6]  
HASHIMOTO A, 1971, 8TH P DES AUT WORKSH, P155
[7]  
Hsu C.-P., 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, VCAD-2, P235
[8]  
Kajitani Y., 1980, Proceedings of the IEEE International Conference on Circuits and Computers ICCC 80, P295
[9]   NUMBER OF VIAS - A CONTROL PARAMETER FOR GLOBAL WIRING OF HIGH-DENSITY CHIPS [J].
LEE, DT ;
HONG, SJ ;
WONG, CK .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1981, 25 (04) :261-271
[10]   NEW LOWER BOUND TECHNIQUES FOR VLSI [J].
LEIGHTON, FT .
MATHEMATICAL SYSTEMS THEORY, 1984, 17 (01) :47-70