THE MODELING OF RESISTIVE INTERCONNECTS FOR INTEGRATED-CIRCUITS

被引:29
作者
ANTINONE, RJ [1 ]
BROWN, GW [1 ]
机构
[1] SANDIA NATL LABS,DIV COMP AIDED DESIGN,ALBUQUERQUE,NM 87185
关键词
D O I
10.1109/JSSC.1983.1051922
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:200 / 203
页数:4
相关论文
共 6 条
[1]   1 MU-M MOSFET VLSI TECHNOLOGY .7. METAL SILICIDE INTERCONNECTION TECHNOLOGY - FUTURE PERSPECTIVE [J].
CROWDER, BL ;
ZIRINSKY, S .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1979, 14 (02) :291-293
[2]  
Dworsky L. N., 1979, MODERN TRANSMISSION
[3]   INTERCONNECTION DELAYS IN MOSFET VLSI [J].
ELMASRY, MI .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) :585-591
[4]  
Ghandi S K, 1968, THEORY PRACTICE MICR
[5]  
MEYER CS, 1968, ANAL DESIGN INTEGRAT
[6]   ACCURATE METALLIZATION CAPACITANCES FOR INTEGRATED-CIRCUITS AND PACKAGES [J].
RUEHLI, AE ;
BRENNAN, PA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1973, SC-8 (04) :289-290