SUBSTRATE FED LOGIC

被引:30
作者
BLATT, V [1 ]
WALSH, PS [1 ]
KENNEDY, LW [1 ]
机构
[1] PLESSEY CO LTD,ALLEN CLARK RES CTR,TOWCESTER,NORTHAMPTONSHIR,ENGLAND
关键词
D O I
10.1109/JSSC.1975.1050620
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:336 / 342
页数:7
相关论文
共 4 条
[1]   MERGED-TRANSISTOR LOGIC (MTL) - LOW-COST BIPOLAR LOGIC CONCEPT [J].
BERGER, HH ;
WIEDMANN, SK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (05) :340-&
[2]   TERMINAL-ORIENTED MODEL FOR MERGED TRANSISTOR LOGIC (MTL) [J].
BERGER, HH ;
WIEDMANN, SK .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) :211-217
[3]  
BLATT V, 1974, DEC IEEE INT EL DEV
[4]   INTEGRATED INJECTION LOGIC - NEW APPROACH TO LSI [J].
HART, K ;
SLOB, A .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (05) :346-&