2-DIMENSIONAL ANALYSIS OF HIGH-VOLTAGE POWER TRANSISTORS

被引:8
作者
GAUR, SP [1 ]
机构
[1] IBM CORP, DIV SYST PROD LAB, E FISHKILL, NY 12533 USA
关键词
D O I
10.1147/rd.214.0306
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The internal behavior of a typical n-p-n** minus -n** plus high voltage power transistor is presented for several specific steady-state operating conditions obtained from a two-dimensional mathematical model. Internal self-heating and avalanche multiplication effects are taken into account. Poisson's equation, electron and hole continuity equations, and the heat flow equation are solved numerically in a two-dimensional region with the input parameters of device dimensions, doping profile, boundary conditions for external contacts, and various material constants for silicon. The collector n** minus -n** plus interface is the region of high electrical and thermal stress that causes second breakdown failure at high-voltage and high-current operating conditions. The combined effects of various high-injection levels are illustrated.
引用
收藏
页码:306 / 314
页数:9
相关论文
共 31 条
[1]   LIMITATIONS ON INJECTION EFFICIENCY IN POWER DEVICES [J].
ADLER, MS ;
BEATTY, BA ;
KRISHNA, S ;
TEMPLE, VAK ;
TORRENO, ML .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (08) :858-863
[2]  
Adler R.B., 1964, INTRO SEMICONDUCTOR
[3]   HIGH-CURRENT REGIMES IN TRANSISTOR COLLECTOR REGIONS [J].
BOWLER, DL ;
LINDHOLM, FA .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1973, ED20 (03) :257-263
[4]  
BRANDT A, 1976, RC6026 IBM TJ WATS R
[5]  
BRANDT A, 1972, 3RD P INT C NUM METH, P82
[6]   COLLECTOR MODELS FOR BIPOLAR TRANSISTORS [J].
DEGRAAFF, HC .
SOLID-STATE ELECTRONICS, 1973, 16 (05) :587-600
[7]   2-DIMENSIONAL CARRIER FLOW IN A TRANSISTOR STRUCTURE UNDER NONISOTHERMAL CONDITIONS [J].
GAUR, SP ;
NAVON, DH .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1976, 23 (01) :50-57
[8]   2ND BREAKDOWN IN HIGH-VOLTAGE SWITCHING TRANSISTORS [J].
GAUR, SP .
ELECTRONICS LETTERS, 1976, 12 (20) :525-527
[9]   AVALANCHE-MULTIPLICATION-REGION OPERATION OF N-P-N--N+ POWER TRANSISTORS [J].
GAUR, SP .
ELECTRONICS LETTERS, 1976, 12 (07) :170-171
[10]   QUASISATURATION-REGION OPERATION OF N-P-N--N POWER TRANSISTORS [J].
GAUR, SP .
ELECTRONICS LETTERS, 1975, 11 (18) :446-447