THEORETICAL AND EXPERIMENTAL BEHAVIOR OF SYNCHRONIZERS OPERATING IN METASTABLE REGION

被引:52
作者
COURANZ, GR
WANN, DF
机构
[1] WASHINGTON UNIV,COMP SYST LAB,ST LOUIS,MO
[2] WASHINGTON UNIV,DEPT ELECT ENGN,ST LOUIS,MO 63130
关键词
D O I
10.1109/T-C.1975.224273
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:604 / 616
页数:13
相关论文
共 13 条
[1]   DESIGN OF ASYNCHRONOUS CIRCUITS ASSUMING UNBOUNDED GATE DELAYS [J].
ARMSTRON.DB ;
FRIEDMAN, AD ;
MENON, PR .
IEEE TRANSACTIONS ON COMPUTERS, 1969, C 18 (12) :1110-&
[2]   TIME LOSS THROUGH GATING OF ASYNCHRONOUS LOGIC SIGNAL PULSES [J].
CATT, I .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1966, EC15 (01) :108-&
[3]   ANOMALOUS BEHAVIOR OF SYNCHRONIZER AND ARBITER CIRCUITS [J].
CHANEY, TJ ;
MOLNAR, CE .
IEEE TRANSACTIONS ON COMPUTERS, 1973, C 22 (04) :421-422
[4]  
CHANEY TJ, 1966, 10 WASH U COMP SYST
[5]  
CLARK WA, 1967, AFIPS C P, V30, P337
[6]  
DAVENPORT WB, 1958, INTRO THEORY RANDOM, P182
[7]  
HURTADO M, 1974, THESIS WASHINGTON U
[8]  
KRAUSS H, 1966, THEORY APPLICATION A, P405
[9]  
McCluskey E. J., 1965, INTRO THEORY SWITCHI
[10]  
NANAVATI RP, 1963, INTRO SEMICONDUCTOR