ALGORITHMS FOR HARDWARE ALLOCATION IN DATA PATH SYNTHESIS

被引：79

作者：

DEVADAS, S ^{[1
]}

NEWTON, AR ^{[1
]}

机构：

[1] UNIV CALIF BERKELEY,DEPT ELECT ENGN,BERKELEY,CA 94720

来源：

关键词：

D O I：

10.1109/43.31534

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：768 / 781

页数：14

共 38 条

[1]

BRAYTON RK, 1988, SILICON COMPILATION, P204

[2]

DAVIDSON ES, 1975, COMPCON 75, P181

[3]

de Micheli G., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P483, DOI 10.1109/DAC.1988.14803

[4]

Devadas S., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P631, DOI 10.1145/318013.318127

[5] BIPARTITE FOLDING AND PARTITIONING OF A PLA [J].

EGAN, JR ;

LIU, CL .

[6]

FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827

[7]

GIRCZYC E, 1984, THESIS CARLETON U

[8]

HAFER LJ, 1981, THESIS CARNEGIE MELL

[9]

HASHIMOTO A, 1971, 8TH P DES AUT WORKSH, P155

[10]

HITCHCOCK CY, 1983, 20TH P DES AUT C, P484