OPTIMIZATION OF A SELF-ALIGNED TITANIUM SILICIDE PROCESS FOR SUBMICRON TECHNOLOGY

被引:5
作者
LEVY, D
DELPECH, P
PAOLI, M
MASUREL, C
VERNET, M
BRUN, N
JEANNE, JP
GONCHOND, JP
ADAHANIFI, M
HAOND, M
DOUVILLE, TT
MINGAM, H
机构
[1] 78340 Les Clayes-sous-Bois, Bull, Rue Jean Jaures
[2] Bull. Rue Jeans Jaures
[3] Centre National d'Etudes des Telecommunications, 38243 Meylan Cedex
关键词
24;
D O I
10.1109/66.61965
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
The optimization of a manufacturable self-aligned titanium suicide process is described. In particular, the integrity of the TiSi2 layer has been studied versus the BPSG reflow conditions. Excellent contact resistance and very low leakage currents have been obtained. The good device parameters obtained with both n+ or n+/p+ gate have demonstrated that the self-aligned process can be integrated in a 0.8-um double metal CMOS process. © 1990 IEEE
引用
收藏
页码:168 / 175
页数:8
相关论文
共 25 条
[1]  
Ting C.Y., Iyer S.S., Osburn C.M., Hu G.J., Schweighart A.M., The use of TiSii in a self-aligned suicide technology, Eleclrochem. Soc. Symp. on VLSI Sci. and Technol., (1982)
[2]  
Lau C.K., See Y.C., Scott D.B., Bridges J.M., Perna S.M., Davies R.D., Titanium disilicide self-aligned source/drain + gate technology, IEDM Tech. Dig., pp. 714-717, (1982)
[3]  
Van Den Hove L., Wolters R., Maex K., De Keersmaecker R., Declerck G., A self-aligned cobalt suicide technology using rapid thermal processing, IEEE Trans. Electron Devices, ED-34, 3, pp. 554-561, (1987)
[4]  
Alperin M.A., Hollaway T.C., Haken R.A., Gosmeyer C.D., Karnaugh R.V., Parmantie W.D., Development of the self-aligned titanium suicide process for VLSI applications, IEEE J. Solid-State Circuits, SC-20, 1, pp. 61-68, (1985)
[5]  
Bakli M., Goltz G., Vernet M., Torres J., Palleau J., Bourhila N., Oberlin J.C., Towards development of a salicide WSi, process using RTA, Appl. Surf. Science, 38, pp. 441-446, (1989)
[6]  
Pantel R., Levy D., Nicolas D., Ponpon J.P., Oxygen behavior during titanium suicide formation by rapid thermal annealing, J. Appl. Phys., 62, pp. 4319-4321, (1987)
[7]  
Tang T., Wei C.C., Haken R., Hollaway T., Hite L.R., Blake T.G.W., Titanium nitride local interconnect technology for VLSI, IEEE Trans. Electron Devices, ED-34, 3, pp. 682-688, (1987)
[8]  
Chen D.C., Wong S.S., Voorde P.V., Merchant P., Cass T.R., Amano J., Chiu K.Y., A new device interconnect scheme for sub-micron VLSI, IEDM Tech. Dig., pp. 118-121, (1984)
[9]  
Van Houtum H.J.W., Bos A.A., Jonkers A.G.M., Raaijmakers I.J.M.M., TiSi2 strap formation by Ti-amorphous-Si reaction, J. Vac. Sci. Technol. B, 6, 6, pp. 1734-1739, (1988)
[10]  
Levy D., Ponpon J.P., Grob A., Grob J.J., Stuck R., Rapid thermal annealing and titanium suicide formation, Appl. Phys. A, 38, pp. 23-29, (1985)