AN ALL DIGITAL RECEIVER ARCHITECTURE FOR BANDWIDTH EFFICIENT TRANSMISSION AT HIGH DATA RATES

被引:31
作者
ASCHEID, G [1 ]
OERDER, M [1 ]
STAHL, J [1 ]
MEYR, H [1 ]
机构
[1] RHEIN WESTFAL TH AACHEN, LEHRSTUHL ELEKTR REGELUNGSTECHN, D-5100 AACHEN, FED REP GER
关键词
D O I
10.1109/26.31179
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:804 / 813
页数:10
相关论文
共 19 条
[1]  
AGHAMOHAMMADI A, 1986, ERT7121424 AACH U TE
[2]  
ASCHEID G, 1984, IEEE GLOBAL COMMUN C, V2
[3]   CONTINUOUS PHASE MODULATION .1. FULL RESPONSE SIGNALING [J].
AULIN, T ;
SUNDBERG, CEW .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1981, 29 (03) :196-209
[4]   CONTINUOUS PHASE MODULATION .2. PARTIAL RESPONSE SIGNALING [J].
AULIN, T ;
RYDBECK, N ;
SUNDBERG, CEW .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1981, 29 (03) :210-225
[5]  
AULIN T, 1980, IEEE NAT TELECOMMUN, V1
[6]   OPTIMAL RECEPTION OF DIGITAL DATA OVER GAUSSIAN CHANNEL WITH UNKNOWN DELAY AND PHASE JITTER [J].
FALCONER, DD ;
SALZ, J .
IEEE TRANSACTIONS ON INFORMATION THEORY, 1977, 23 (01) :117-126
[7]   VITERBI ALGORITHM [J].
FORNEY, GD .
PROCEEDINGS OF THE IEEE, 1973, 61 (03) :268-278
[8]   HANGUP IN PHASE-LOCK LOOPS [J].
GARDNER, FM .
IEEE TRANSACTIONS ON COMMUNICATIONS, 1977, 25 (10) :1210-1214
[9]  
HORBST E, 1987, DESIGN VLSI CIRCUITS
[10]   SIMULTANEOUS ADAPTIVE ESTIMATION AND DECISION ALGORITHM FOR CARRIER MODULATED DATA TRANSMISSION SYSTEMS [J].
KOBAYASHI, H .
IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1971, CO19 (03) :268-+