A 2-GHz, 6-mW BICMOS frequency synthesizer

被引:21
作者
Aytur, TS
Razavi, B
机构
[1] AT&T Bell Laboratories, Holmdel, NJ
关键词
D O I
10.1109/4.482193
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 128-channel pulse-swallow frequency synthesizer includes a 3-mW VCO, a 2.2 mW 16/17 dual-modulus prescaler, a 9-b program counter, and a 7-b swallow counter, The circuit is fully integrated with the exception of the loop-filter capacitor, The ECL prescaler incorporates current sharing and circuit stacking techniques to reduce power consumption, Fabricated in a 1-mu m, 20-GHz BiCMOS process, the circuit operates from a 3-V supply and occupies an active area of 0.28 mm(2).
引用
收藏
页码:1457 / 1462
页数:6
相关论文
共 4 条
[1]  
GARDNER F, 1969, PHASELOCK TECHNIQUES, P75
[2]   A 3-MW 1.0-GHZ SILICON-ECL DUAL-MODULUS PRESCALER IC [J].
MIZUNO, M ;
SUZUKI, H ;
OGAWA, M ;
SATO, K ;
ICHIKAWA, H .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1794-1798
[3]  
SUNG J, 1994, IEEE CICC, P15
[4]   HIGH-SPEED CMOS CIRCUIT TECHNIQUE [J].
YUAN, J ;
SVENSSON, C .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (01) :62-70