A HIGH-PERFORMANCE CMOS 70-MHZ PALETTE DAC

被引：7

作者：

LETHAM, L ^{[1
]}

AHUJA, BK ^{[1
]}

QUADER, KN ^{[1
]}

MAYER, RJ ^{[1
]}

LARSEN, RE ^{[1
]}

CANEPA, GR ^{[1
]}

机构：

[1] INTEL CORP,DIFFERENTIAL PROD GRP,FOLSOM,CA 95630

来源：

IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1987年 / 22卷 / 06期

关键词：

D O I：

10.1109/JSSC.1987.1052853

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1041 / 1047

页数：7

共 6 条

[1] A PROGRAMMABLE CMOS DUAL CHANNEL INTERFACE PROCESSOR FOR TELECOMMUNICATIONS APPLICATIONS [J].

AHUJA, BK ;

GRAY, PR ;

BAXTER, WM ;

UEHARA, GT .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1984, 19 (06) :892-899

[2] A CMOS TRIPLE 100-MBIT/S VIDEO D/A CONVERTER WITH SHIFT REGISTER AND COLOR MAP [J].

CHI, KK ;

GEISENHAINER, CS ;

RILEY, M ;

ROSE, RC ;

STURGES, PJ ;

SULLIVAN, BM ;

WATSON, RB ;

WOODSIDE, RH ;

WU, MW .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) :989-996

[3] DESIGN CONSIDERATIONS FOR A HIGH-PERFORMANCE 3-MUM CMOS ANALOG STANDARD-CELL LIBRARY [J].

LABER, CA ;

RAHIM, CF ;

DREYER, SF ;

UEHARA, GT ;

KWOK, PT ;

GRAY, PR .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (02) :181-189

[4] A 500-MHZ 8-BIT D/A CONVERTER [J].

MAIO, K ;

HAYASHI, S ;

HOTTA, M ;

WATANABE, T ;

UEDA, S ;

YOKOZAWA, N .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (06) :1133-1137

[5] AN 80-MHZ 8-BIT CMOS D/A CONVERTER [J].

MIKI, T ;

NAKAMURA, Y ;

NAKAYA, M ;

ASAI, S ;

AKASAKA, Y ;

HORIBA, Y .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) :983-988

[6]

SONG BS, 1983, THESIS U CALIF BERKE

← 1 →