A VLIW ARCHITECTURE FOR A TRACE SCHEDULING COMPILER

被引:97
作者
COLWELL, RP
NIX, RP
ODONNELL, JJ
PAPWORTH, DB
RODMAN, PK
机构
关键词
D O I
10.1109/12.2247
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:967 / 979
页数:13
相关论文
共 26 条
[1]   INSTRUCTION ISSUING APPROACH TO ENHANCING PERFORMANCE IN MULTIPLE FUNCTIONAL UNIT PROCESSORS. [J].
Acosta, Ramon D. ;
Kjelstrup, Jacob ;
Torng, H.C. .
IEEE Transactions on Computers, 1986, C-35 (09) :815-828
[2]  
Arvind, 1983, 10th Annual International Conference on Computer Architecture Conference Proceedings, P426, DOI 10.1145/800046.801684
[3]   PERFORMANCE OF THE VAX-11/780 TRANSLATION BUFFER - SIMULATION AND MEASUREMENT [J].
CLARK, DW ;
EMER, JS .
ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1985, 3 (01) :31-62
[4]  
Ditzel D. R., 1987, 14th Annual International Symposium on Computer Architecture. Conference Proceedings (Cat. No.87CH2420-8), P309, DOI 10.1145/30350.30385
[5]  
Dongarra J. J., 1985, Computer Architecture News, V13, P3, DOI 10.1145/1296930.1296931
[6]  
Ellis JR, 1986, BULLDOG COMPILER VLI
[7]  
ELLIS JR, 1984, ACM SIGPLAN NOTI JUN
[8]  
Fisher J. A., 1984, Digest of Papers COMPCON Spring '84. Twenty-Eighth IEEE Computer Society International Conference (IEEE Cat. No. 84CH2017-2), P299
[9]  
Fisher J. A., 1983, 10th Annual International Conference on Computer Architecture Conference Proceedings, P140, DOI 10.1145/800046.801649
[10]  
FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827