PROGRAMMABLE ANALOG VLSI CNN CHIP WITH LOCAL DIGITAL LOGIC

被引:15
作者
HALONEN, K
PORRA, V
ROSKA, T
CHUA, L
机构
[1] HUNGARIAN ACAD SCI,INST COMP & AUTOMAT,H-1502 BUDAPEST,HUNGARY
[2] UNIV CALIF BERKELEY,DEPT ELECT ENGN & COMP SCI,BERKELEY,CA 94720
关键词
D O I
10.1002/cta.4490200510
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new integrated circuit cellular neural network implementation with digitally or continuously selectable template coefficients is presented. Local logic and memory are added into each cell, providing a simple dual (analogue and digital) computing structure. Variable gain OTAs are used as the voltage-controlled current sources to programme the template element values. The cells have local switched feedback (both analogue and digital) to feed from the output to the input or state capacitor. Therefore this analogue array processor can be applied to solve problems with a sequence of different templates. A 4 x 4 CNN circuit is realized using the 2 mum analogue CMOS process.
引用
收藏
页码:573 / 582
页数:10
相关论文
共 7 条
[1]   CELLULAR NEURAL NETWORKS - APPLICATIONS [J].
CHUA, LO ;
YANG, L .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (10) :1273-1290
[2]   CELLULAR NEURAL NETWORKS - THEORY [J].
CHUA, LO ;
YANG, L .
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (10) :1257-1272
[3]  
CHUA LO, 1991, 1990 P IEEE CNN 90 C, P12
[4]  
KREIG KR, 1990, MAY P ISCAS 90 C NEW, P358
[5]  
Roska T., 1988, DISCRETE EVENT SYSTE
[6]  
ROSKA T, 1991, 1990 P IEE INT WORKS, P127
[7]  
YANG L, 1990, MAY P IEEE ISCAS 90, P2425