JOSEPHSON MODIFIED VARIABLE THRESHOLD LOGIC GATES FOR USE IN ULTRA-HIGH-SPEED LSI

被引：40

作者：

FUJIMAKI, N

KOTANI, S

IMAMURA, T

HASUO, S

机构：

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1989年 / 36卷 / 02期

关键词：

D O I：

10.1109/16.19947

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：433 / 446

页数：14

相关论文

共 74 条

[1] A JOSEPHSON DUAL-PHASE AC-POWERED LOGIC NETWORK USING SPECIAL LATCH CIRCUITS
AKAHORI, Y
HOHKAWA, K
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (11) : 2339 - 2344
[2] ALL NIOBIUM NITRIDE JOSEPHSON JUNCTION WITH HYDROGENATED AMORPHOUS-SILICON BARRIER AND ITS APPLICATION TO THE LOGIC-CIRCUIT
AOYAGI, M
SHOJI, A
KOSAKA, S
SHINOKI, F
NAKAGAWA, H
TAKADA, S
HAYAKAWA, H
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1984, 23 (12): : L916 - L918
[3] REGULATED AC POWER FOR JOSEPHSON INTERFEROMETER LATCHING LOGIC-CIRCUITS
ARNETT, PC
HERRELL, DJ
[J]. IEEE TRANSACTIONS ON MAGNETICS, 1979, 15 (01) : 554 - 557
[4] MOAT-GUARDED JOSEPHSON SQUIDS
BERMON, S
GHEEWALA, T
[J]. IEEE TRANSACTIONS ON MAGNETICS, 1983, 19 (03) : 1160 - 1164
[5] INDUCTANCE OF A SUPERCONDUCTING STRIP TRANSMISSION-LINE
CHANG, WH
[J]. JOURNAL OF APPLIED PHYSICS, 1979, 50 (12) : 8129 - 8134
[6] FANG E, 1987, AUG INT SUP EL C ISE, P325
[7] 9-PS GATE DELAY JOSEPHSON OR GATE WITH MODIFIED VARIABLE THRESHOLD LOGIC
FUJIMAKI, N
KOTANI, S
HASUO, S
YAMAOKA, T
[J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS, 1985, 24 (01): : L1 - L2
[8] JOSEPHSON 8-BIT SHIFT REGISTER
FUJIMAKI, N
KOTANI, S
IMAMURA, T
HASUO, S
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 886 - 891
[9] JOSEPHSON PSEUDORANDOM BIT-SEQUENCE GENERATOR
FUJIMAKI, N
IMAMURA, T
HASUO, S
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1988, 23 (03) : 852 - 858
[10] FUJIMAKI N, 1983, 15TH C SOL STAT DEV, P141

← 1 2 3 4 5 6 7 8 →