BIT-LEVEL SYSTOLIC ARRAY CIRCUIT FOR MATRIX VECTOR MULTIPLICATION

被引:9
作者
MCCANNY, JV
MCWHIRTER, JG
机构
来源
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS | 1983年 / 130卷 / 04期
关键词
D O I
10.1049/ip-g-1.1983.0023
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:125 / 130
页数:6
相关论文
共 9 条
[1]  
CORRY A, 1983, MAY P IEEE ISCAS CAL
[2]  
Kung H., 1980, INTRO VLSI SYSTEMS
[3]   IMPLEMENTATION OF SIGNAL-PROCESSING FUNCTIONS USING 1-BIT SYSTOLIC ARRAYS [J].
MCCANNY, JV ;
MCWHIRTER, JG .
ELECTRONICS LETTERS, 1982, 18 (06) :241-243
[4]  
MCCANNY JV, 1981, Patent No. 8125222
[5]  
MCCANNY JV, 1982, IEE P G ELECTRON CIR, V129, P41
[6]  
MCWHIRTER JG, 1982, REAL TIME SIGANAL PR, V4
[7]  
MCWHIRTER JG, 1982, SPIE J, V341, P66
[8]   IMPLEMENTATION OF CONVOLUTION AND FOURIER-TRANSFORMS USING 1-BIT SYSTOLIC ARRAYS [J].
WARD, JS ;
STANIER, BJ .
ELECTRONICS LETTERS, 1982, 18 (18) :799-801
[9]  
WINOGRAD S, 1978, MATH COMPUT, V32, P175, DOI 10.1090/S0025-5718-1978-0468306-4