Network Delays and Link Capacities in Application-SpecificWormhole NoCs

被引:27
作者
Guz, Zvika [1 ]
Walter, Isask'har [1 ]
Bolotin, Evgeny [1 ]
Cidon, Israel [1 ]
Ginosar, Ran [1 ]
Kolodny, Avinoam [1 ]
机构
[1] Technion Israel Inst Technol, Elect Engn Dept, IL-32000 Haifa, Israel
关键词
D O I
10.1155/2007/90941
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Network-on-chip-(NoC-) based application-specific systems on chip, where information traffic is heterogeneous and delay requirements may largely vary, require individual capacity assignment for each link in the NoC. This is in contrast to the standard approach of on-and off-chip interconnection networks which employ uniform-capacity links. Therefore, the allocation of link capacities is an essential step in the automated design process of NoC-based systems. The algorithm should minimize the communication resource costs under Quality-of-Service timing constraints. This paper presents a novel analytical delay model for virtual channeled wormhole networks with nonuniform links and applies the analysis in devising an efficient capacity allocation algorithm which assigns link capacities such that packet delay requirements for each flow are satisfied. Copyright (C) 2007 Zvika Guz et al. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.
引用
收藏
页数:15
相关论文
共 33 条
[1]  
Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
[2]   A power and performance model for network-on-chip architectures [J].
Banerjee, N ;
Vellanki, P ;
Chatha, KS .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2004, :1250-1255
[3]   NoC synthesis flow for customized domain specific multiprocessor systems-on-chip [J].
Bertozzi, D ;
Jalabert, A ;
Murali, S ;
Tamhankar, R ;
Stergiou, S ;
Benini, L ;
De Micheli, G .
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2005, 16 (02) :113-129
[4]   Cost considerations in network on chip [J].
Bolotin, E ;
Cidon, I ;
Ginosar, R ;
Kolodny, A .
INTEGRATION-THE VLSI JOURNAL, 2004, 38 (01) :19-42
[5]   QNoC: QoS architecture and design process for network on chip [J].
Bolotin, E ;
Cidon, I ;
Ginosar, R ;
Kolodny, A .
JOURNAL OF SYSTEMS ARCHITECTURE, 2004, 50 (2-3) :105-128
[6]  
Bolotin E., 2007, P DES AUT TEST EUR D
[7]   Performance evaluation of deterministic wormhole routing in k-ary n-cubes [J].
Ciciani, B ;
Colajanni, M ;
Paolucci, C .
PARALLEL COMPUTING, 1998, 24 (14) :2053-2075
[8]  
Coenen M., 2006, CODES ISSS 2006, P130
[9]   xpipes:: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs [J].
Dall'Osso, M ;
Biccari, C ;
Giovannini, L ;
Bertozzi, D ;
Benini, L .
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS, 2003, :536-539
[10]  
Dally W. J., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P60, DOI 10.1109/ISCA.1990.134508