共 33 条
[1]
Ascia G, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P182
[2]
A power and performance model for network-on-chip architectures
[J].
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS,
2004,
:1250-1255
[6]
Bolotin E., 2007, P DES AUT TEST EUR D
[8]
Coenen M., 2006, CODES ISSS 2006, P130
[9]
xpipes:: a latency insensitive parameterized network-on-chip architecture for multi-processor SoCs
[J].
21ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, PROCEEDINGS,
2003,
:536-539
[10]
Dally W. J., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P60, DOI 10.1109/ISCA.1990.134508