AN 8-BIT HIGH-SPEED CMOS A/D CONVERTER

An 8-bit high-speed A/D converter has been developed in a 1. 5- mu m bulk CMOS double-polysilicon process technology. The design, process technology, and performance of the converter are described. In order to achieve high speed and low power, a fine-pattern process technology and a novel capacitor structure have been introduced and the transistor sizes of a chopper-type comparator have been optimized. High speed (30 MS/s) and low power consumption (60 mW) have been obtained. Computerized evaluations such as the histogram test and the fast Fourier transform test have been used to measure dynamic performance. The linearity error in dynamic operation is less than plus or minus 1 LSB. Signal-to-peak-noise ratio is 40 dB at a sampling rate of 14. 32 MS/s and an input frequency of 1. 42 MHz.