NOISE MARGIN CRITERIA FOR DIGITAL LOGIC-CIRCUITS

被引:109
作者
HAUSER, JR
机构
[1] Electrical and Computer Engineering Department, North Carolina State University, Raleigh
关键词
D O I
10.1109/13.241612
中图分类号
G40 [教育学];
学科分类号
040101 ; 120403 ;
摘要
The concept of noise margin is very important in the design and application of digital logic circuits. Most engineers realize that is it in some way related to the transfer characteristics of inverter circuits and most textbooks have some discussion of noise margin as related to different logic families. However, most textbook descriptions of noise margin are very incomplete and in many cases both contradictory and misleading. This discussion reviews the noise margin issue, discusses many different criteria which have been used to characterize logic gates and discusses the standard treatments of noise margin in typical textbooks. Finally, a noise margin criteria is proposed as a replacement for the standard textbook approaches.
引用
收藏
页码:363 / 368
页数:6
相关论文
共 20 条
[1]  
BELANGER PR, 1985, INTRO CIRCUITS ELECT, P329
[2]  
CHEN JY, 1990, CMOS DEVICES TECHNOL, P94
[3]  
CHIRLIAN PM, 1987, ANAL DESIGN INTEGRAT, P348
[4]  
COLCLASER RA, 1984, ELECTRONIC CIRCUIT A, P155
[5]  
GEIGER RL, 1990, VLSI DESIGN TECHNIQU, P602
[6]  
GHAUSI MS, 1985, ELECTRONIC DEVICES C, P608
[7]  
GRINICH VH, 1975, INTRO INTEGRATED CIR, P111
[8]  
Hill C. F., 1968, MICROELECTRONICS, V1, P16
[9]  
HILL CF, 1967, MULLARD TECH COMMUN, P239
[10]  
HODGES DA, 1983, ANAL DESIGN DIGITAL, P68