SELECTIVE EPITAXY FOR CMOS VLSI

被引:2
作者
SABINE, KA
KEMHADJIAN, HA
机构
关键词
D O I
10.1109/EDL.1985.26036
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:43 / 46
页数:4
相关论文
共 8 条
[1]  
ENDO N, 1982, DEC IEDM
[2]  
ESTREICH DB, 1978, DEC IEDM
[3]   LATCH-UP IN CMOS INTEGRATED-CIRCUITS [J].
GREGORY, BL ;
SHAFER, BD .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1973, NS20 (06) :293-299
[4]  
JACKSON DM, 1965, T METALL SOC AIME, V233, P596
[5]   HIGH-DENSITY AND REDUCED LATCHUP SUSCEPTIBILITY CMOS TECHNOLOGY FOR VLSI [J].
MANOLIU, J ;
TSENG, FH ;
WOO, BJ ;
MEIER, TJ .
IEEE ELECTRON DEVICE LETTERS, 1983, 4 (07) :233-235
[6]  
PAYNE RS, 1980, DEC IEDM
[7]   DC HOLDING AND DYNAMIC TRIGGERING CHARACTERISTICS OF BULK CMOS LATCHUP [J].
RUNG, RD ;
MOMOSE, H .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (12) :1647-1655
[8]   A RETROGRADE P-WELL FOR HIGHER DENSITY CMOS [J].
RUNG, RD ;
DELLOCA, CJ ;
WALKER, LG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (10) :1115-1119