BINARY QUANTIZED DIGITAL PHASE LOCKED LOOP - GRAPHICAL ANALYSIS

被引：12

作者：

DANDREA, NA

RUSSO, F

机构：

来源：

关键词：

D O I：

10.1109/TCOM.1978.1094240

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1355 / 1364

页数：10

共 9 条

[1]

GARDNER FM, 1974, ESTEC744976 EUR SPAC

[2]

GARDNER FM, 1976, JUN INT C COMM PHIL

[3] HIGHER-ORDER DISCRETE PHASE-LOCKED LOOPS [J].

GILL, GS ;

GUPTA, SC .

GILL, GS ;

GUPTA, SC .

[5] PHASE-LOCKED LOOPS [J].

GUPTA, SC .

HOLMES, JK .

[7] CLASS OF ALL DIGITAL PHASE LOCKED LOOPS - MODELING AND ANALYSIS [J].

REDDY, CP ;

GUPTA, SC .

IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS AND CONTROL INSTRUMENTATION, 1973, IE20 (04) :239-251

[8]

REDDY CP, 1973, NOV NAT TEL C ATL

[9]

RUSSO F, 1976, TECNICO SCIENTIF DEC