HIGH-SPEED 8-BIT A-D CONVERTER BASED ON A GRAY-CODE MULTIPLE FOLDING CIRCUIT

被引:14
作者
FIEDLER, U
SEITZER, D
机构
[1] Lehrstuhl für Technische Elektronik, University of Erlangen, Erlangen
关键词
D O I
10.1109/JSSC.1979.1051213
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An A/D converter is described using a parallel structure to synthesize the multiple folding transfer characteristic for the Gray code. The number of comparators needed equals that of a purely sequential design. The performance is demonstrated by an 8 bit converter for video application, as well as a nonlinear version for PCM speech encoding. In both designs a 4 bit multiple folding circuit is followed by a 4 bit parallel block. Copyright © 1979 by The Institute Of Electrical And Electronics Engineers, Inc.
引用
收藏
页码:547 / 551
页数:5
相关论文
共 8 条
  • [1] FAST ADC
    ARBEL, A
    KURZ, R
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1975, NS22 (01) : 446 - 451
  • [2] BROADBAND CODECS FOR AN EXPERIMENTAL 224 MB/S PCM TERMINAL
    EDSON, JO
    HENNING, HH
    [J]. BELL SYSTEM TECHNICAL JOURNAL, 1965, 44 (09): : 1887 - +
  • [3] FIEDLER U, 1978, ESSCIRC DIG TECH PAP, P116
  • [4] HENNEBERGER H, 1976, ELEKTRONIK FACHTEIL
  • [5] KRULL K, 1972, NACHRICHTENTECHNISCH, V42
  • [6] DYNAMIC TESTING OF HIGH-SPEED A-D CONVERTERS
    PRETZL, G
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (03) : 368 - 371
  • [7] SEITZER D, 1977, ESSCIRC 77 DIG TECH, P34
  • [8] ZOBEL RN, 1978, COMMUNICATION