A 3/5 V COMPATIBLE I/O BUFFER

被引:71
作者
PELGROM, MJM
DIJKMANS, EC
机构
[1] Philips Research Laboratories
关键词
CMOS integrated circuits - Current voltage characteristics - Electric power supplies to apparatus - Gates (transistor) - Integrated circuit layout - MOS devices - Voltage control;
D O I
10.1109/4.391124
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The design of a digital input/output buffer is described for operation in 3.3-V IC's with 5-V input signals, The design has been processed in 0.8- and 0.6-mu m CMOS processes, A comparison of results is presented.
引用
收藏
页码:823 / 825
页数:3
相关论文
共 6 条
[1]   5 V compatibility with 3.3 V-only CMOS ASICs [J].
Henderson, Brian ;
Gal, Laszlo .
Microelectronics Journal, 1992, 23 (08) :577-580
[2]  
MARTIN BC, 1994, ELECT DESIGN APR, P67
[3]  
TAKAHASHI M, 1992, IEEE CUSTOM INTEGRAT
[4]  
UEDA M, 1993, IEEE CUSTOM INTEGRAT
[5]  
WILLIAMS J, 1993, IEEE SPECTRUM MAR, P40
[6]  
1991, IBM TECH DISCLOSURE, P147