WIRE LENGTH DISTRIBUTION FOR PLACEMENTS OF COMPUTER LOGIC

被引：92

作者：

DONATH, WE

机构：

来源：

关键词：

D O I：

10.1147/rd.252.0152

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

页码：152 / 155

页数：4

共 9 条

[1] BIPOLAR CIRCUIT-DESIGN FOR A 5000-CIRCUIT VLSI GATE ARRAY [J].

DANSKY, AH .

[2]

Donath W. E., 1979, IEEE Transactions on Circuits and Systems, VCAS-26, P272, DOI 10.1109/TCS.1979.1084635

[3]

Donath W. E., 1975, IBM Technical Disclosure Bulletin, V17, P3121

[4] EQUIVALENCE OF MEMORY TO RANDOM-LOGIC [J].

DONATH, WE .

[5]

FEUER M, 1980 P WORKSH LARG S, P7

[6]

HELLER WR, 1977, 14TH P IEEE DES AUT, P32

[7] PIN VERSUS BLOCK RELATIONSHIP FOR PARTITIONS OF LOGIC GRAPHS [J].

LANDMAN, BS ;

RUSSO, RL .

[8]

Levy P, 1954, THEORIE ADDITION VAR

MANDELBROT, B .

IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1965, CO13 (01) :71-+