PARALLEL VITERBI ALGORITHM IMPLEMENTATION - BREAKING THE ACS-BOTTLENECK

被引：79

作者：

FETTWEIS, G

机构：

来源：

关键词：

D O I：

10.1109/26.31176

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：785 / 790

页数：6

共 15 条

[1] TDM-FDM TRANSMULTIPLEXER - DIGITAL POLYPHASE AND FFT [J].

BELLANGE.MG ;

DAGUET, JL .

[2]

Bellman R. E., 1962, APPL DYNAMIC PROGRAM

[3] CONTRIBUTIONS TO THE APPLICATION OF THE VITERBI ALGORITHM [J].

BURKHARDT, H ;

BARBOSA, LC .

[4]

COGGINS DJ, 1987, 10TH P SITA EN ISL J, V2, P643

[5]

FETTWEIS G, 1988, SEP C REC EUSIPCO 88

[6]

FETTWEIS G, 1987, Patent No. 37218840

FORNEY, GD .

[8] VITERBI ALGORITHM [J].

FORNEY, GD .

[9] LOCALLY CONNECTED VLSI ARCHITECTURES FOR THE VITERBI ALGORITHM [J].

GULAK, PG ;

KAILATH, T .

[10]

HORBST E, 1987, DESIGN VLSI CIRCUITS