MACHINE ORGANIZATION OF THE IBM RISC SYSTEM-6000 PROCESSOR

被引:49
作者
GROHOSKI, GF
机构
关键词
D O I
10.1147/rd.341.0037
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The IBM RISC System/6000 processor is a second-generation RISC processor which reduces the execution pipeline penalties caused by branch instructions and also provides high floating-point performance. It employs multiple functional units which operate concurrently to maximize the instruction execution rate. By employing these advanced machine-organization techniques, it can execute up to four instructions simultaneously. Approximately 11 MFLOPS are achieved on the LINPACK benchmarks.
引用
收藏
页码:37 / 58
页数:22
相关论文
共 17 条
[1]   IBM SYSTEM/360 MODEL 91 - MACHINE PHILOSOPHY AND INSTRUCTION-HANDLING [J].
ANDERSON, DW ;
SPARACIO, FJ ;
TOMASULO, RM .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1967, 11 (01) :8-&
[2]  
GARNER RB, 1988, P COMPCON 88, P278
[3]  
Hughes J. F., 1982, IBM Technical Disclosure Bulletin, V25, P2396
[4]  
JOHNSON M, 1987, IEEE MICRO AUG, P28
[5]  
LEE JKF, 1984, COMPUTER, V17, P6, DOI 10.1109/MC.1984.1658927
[6]  
Losq J. J., 1982, IBM Technical Disclosure Bulletin, V25, P99
[7]  
MANUEL T, 1988, ELECTRONICS APR, P75
[8]   DESIGN OF THE IBM RISC SYSTEM-6000 FLOATING-POINT EXECUTION UNIT [J].
MONTOYE, RK ;
HOKENEK, E ;
RUNYON, SL .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (01) :59-70
[9]   IBM RISC SYSTEM-6000 PROCESSOR ARCHITECTURE [J].
OEHLER, RR ;
GROVES, RD .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (01) :23-36
[10]  
Patterson D. A., 1983, 10th Annual International Conference on Computer Architecture Conference Proceedings, P108, DOI 10.1145/800046.801645