LNEURO 1.0 - A PIECE OF HARDWARE LEGO FOR BUILDING NEURAL NETWORK SYSTEMS

被引:28
作者
MAUDUIT, N [1 ]
DURANTON, M [1 ]
GOBERT, J [1 ]
SIRAT, JA [1 ]
机构
[1] LAB ELECTR PHILIPS,F-94453 LIMEIL BREVANNES,FRANCE
来源
IEEE TRANSACTIONS ON NEURAL NETWORKS | 1992年 / 3卷 / 03期
关键词
D O I
10.1109/72.129414
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The status of our experiments on neural networks simulations on a parallel architecture is presented. A digital architecture was selected that is scalable and flexible enough to be useful for simulating various kinds of networks and paradigms. The computing device is based on an existing coarse-grain parallel framework (INMOS Transputers), improved with finer-grain parallel abilities through VLSI chips, which are called Lneuro 1.0 (for LEP neuromimetic circuit). The modular architecture of the circuit makes it possible to build various kinds of boards to match the expected range of applications or to increase the power of the system by adding more hardware. The resulting machine remains reconfigurable to accommodate a specific problem to some extent, both at the system level, through the Transputer framework, and at the circuit level. A small-scale machine has been realized using 16 Lneuros arranged in clusters composed of four circuits and a controller, to experimentally test the behavior of this architecture (the communication, control, primitives required, etc.). Results are presented on an integer version of Kohonen feature maps. The speedup factor increases regularly with the number of clusters involved (to a factor of 80). Some ways to improve this family of neural network simulation machines are also investigated.
引用
收藏
页码:414 / 422
页数:9
相关论文
共 40 条
[1]  
AGLAN A, 1991, 2ND P INT C MICR NEU
[2]  
AGRANAT AJ, 1990, P IJCNN SAN DIEGO
[3]  
ALIPPI C, 1991, RN2291 U COLL LOND I
[4]  
AUGER JM, 1990, COMPUTING PARALLEL A, P215
[5]  
BEYNON T, 1987, 7TH P OCC US GROUP G
[6]   HIGHER SPEED TRANSPUTER COMMUNICATION USING SHARED MEMORY [J].
BOIANOV, LK ;
KNOWLES, AE .
MICROPROCESSORS AND MICROSYSTEMS, 1991, 15 (02) :67-72
[7]  
DESIENO D, 1988, P IEEE INT C NEURAL, V1, P117
[8]  
FAURE B, 1990, P C ICNN PARIS, V2, P631
[9]  
FOGELMANSOULIE F, 1988, CONNEXIONISM TUTORIA
[10]  
GALLANT SI, 1986, 8TH P ANN C COGN SCI, P652