SIMPLE CMOS ANALOG SQUARE-ROOTING AND SQUARING CIRCUITS

被引:40
作者
FILANOVSKY, IM [1 ]
BALTES, HP [1 ]
机构
[1] SWISS FED INST TECHNOL,HPT,CH-8093 ZURICH,SWITZERLAND
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS | 1992年 / 39卷 / 04期
关键词
D O I
10.1109/81.129463
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Two closely related CMOS circuits are described. In the first circuit the input signal is a current, and the output is the voltage proportional to the square root of input current. In the second circuit, the input is a voltage, and the output is the current proportional to the square of the input voltage. Each circuit includes an operational amplifier and two nested transistors. One of these transistors is in pinch-off, the other in the triode region of operation. The transistor mismatch and the amplifier offset influence is evaluated. The experimental data are provided.
引用
收藏
页码:312 / 315
页数:4
相关论文
共 15 条
[1]   FIELD-EFFECT TRANSISTOR-BRIDGE MULTIPLIER-DIVIDER [J].
ABUZEID, MM ;
GROENDIJK, H .
ELECTRONICS LETTERS, 1972, 8 (24) :591-+
[2]   TEMPERATURE-COMPENSATED FET MULTIPLIER [J].
ABUZEID, MM ;
GROENDIJK, H ;
WILLEMSE, A .
ELECTRONICS LETTERS, 1968, 4 (16) :324-+
[3]  
Allen P. E., 1987, CMOS ANALOG CIRCUIT
[4]  
DIETERICH G, 1971, ELEKTRONIK, V8, P265
[5]  
Gray PR., 1984, ANAL DESIGN ANALOG I
[6]  
Gregorian R., 1986, ANALOG MOS INTEGRATE, P505
[7]   FULLY DIFFERENTIAL ADC WITH RAIL-TO-RAIL COMMON-MODE RANGE AND NONLINEAR CAPACITOR COMPENSATION [J].
HESTER, RK ;
TAN, KS ;
DEWIT, M ;
FATTARUSO, JW ;
KIRIAKI, S ;
HELLUMS, JR .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (01) :173-183
[8]  
HIGHLEYMAN WH, 1962, IRE T, VCS10, P311
[9]   MOS MULTIPLIER DIVIDER CELL FOR ANALOG VLSI [J].
KHACHAB, NI ;
ISMAIL, M .
ELECTRONICS LETTERS, 1989, 25 (23) :1550-1552
[10]   NEW 4-QUADRANT CMOS ANALOG MULTIPLIER [J].
KIM, CW ;
PARK, SB .
ELECTRONICS LETTERS, 1987, 23 (24) :1268-1269