GRAPHS IN FLOOR-PLAN DESIGN

被引：10

作者：

OTTEN, RHJM

机构：

[1] Delft Univ of Technology, Delft, Neth, Delft Univ of Technology, Delft, Neth

来源：

关键词：

D O I：

10.1002/cta.4490160405

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

INTEGRATED CIRCUITS

引用

页码：391 / 410

页数：20

共 34 条

[1]

Bhasker J., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P108, DOI 10.1145/318013.318031

BHASKER, J ;

SAHNI, S .

[3]

BRAYTON RK, 1987, 1987 P INT S VLSI TE, P269

[4]

Brooks R. L., 1940, DUKE MATH J, V7, P312, DOI 10.1215/S0012-7094-40-00718-9

[5]

DEAS AR, 1985, P VLSI85 TOKYO, P61

[6] TOPOLOGY OF SERIES-PARALLEL NETWORKS [J].

DUFFIN, RJ .

[7]

FLEMMING U, 1978, 15TH P DES AUT C, P138

[8]

GRASON J, 1970, DUAL LINEAR GRAPH RE

[9]

GUNTHER T, 1969, ELEKTRON DATEN VERAR, V6, P209

[10]

Hall P., 1935, J LONDON MATH SOC, V1, P26, DOI [10.1112/jlms/s1-10.37.26, DOI 10.1112/JLMS/S1-10.37.26]