ANALOG CCD REFORMATTING MEMORY EMPLOYING TWO-DIMENSIONAL CHARGE-TRANSFER

被引:1
作者
KANSY, RJ
机构
[1] Texas Instruments Incorporated, Dallas
关键词
D O I
10.1109/JSSC.1979.1051313
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
An analog CCD reformatting memory has been designed and fabricated using an n-channel double level polysilicon gate process. This unique CCD structure employs two- dimensional charge transfer cells in a 32 × 32 element array which is accessed by means of integrated CCD demultiplexer and multiplexer structures resulting in greater dynamic range than observed in previous line-addressed designs. The design and operation of this structure are discussed, and examples of applications in analog signal processor architectures are described. Copyright © 1979 by The Institute of Electrical and Electronics Engineers, Inc.
引用
收藏
页码:1041 / 1048
页数:8
相关论文
共 8 条
[1]  
BAILEY WH, 1978, 1978 P INT C APPL CH
[2]   COMPLETELY INTEGRATED 32-POINT CHIRP-Z TRANSFORM [J].
EVERSOLE, WL ;
HEWES, CR ;
BUSS, DD ;
MAYER, DJ ;
BOSSHART, PW ;
DEWIT, M .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1978, 13 (06) :822-831
[3]  
EVERSOLE WL, 1978, 1978 P INT C APPL CH
[4]  
KANSY RJ, 1977 ULTR S P, P952
[5]  
MAYER DJ, 1979, APR SPIE TECH S WASH
[6]  
Roberts J. B. G., 1975, 1975 International Conference on the Application of Charge-Coupled Devices, P295
[7]   PROCESSOR FOR PULSE-DOPPLER RADAR [J].
ROBERTS, JBG ;
EAMES, R ;
MCCAUGHAN, DV ;
SIMONS, RF .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (01) :100-104
[8]   2-DIMENSIONAL CHARGE-TRANSFER ARRAYS [J].
SEQUIN, CH .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (03) :134-142