A two-layer memory network architecture for a pattern classifier

Although memory based pattern classification systems are attractive in terms of structural simplicity, flexibility of application and potential operating speed, most practical applications involve a trade-off between attainable performance and storage required for implementation, which can be considerable. This letter introduces a novel system architecture which allows improved performance at marginal increase in storage cost, thereby allowing overall memory savings for a given performance index when compared with a conventional classifier structure.