ONSET REALIZATION OF FAIL-SAFE SEQUENTIAL-MACHINES

被引:13
作者
DIAZ, M
GEFFROY, JC
COURVOISIER, M
机构
[1] CNRS, LAB AUTOM & ANAL SYST, 31055 TOULOUSE, FRANCE
[2] NATL INST APPL SCI, TOULOUSE, FRANCE
关键词
D O I
10.1109/T-C.1974.223875
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:133 / 138
页数:6
相关论文
共 5 条
[1]   BASIC PROPERTIES AND A CONSTRUCTION METHOD FOR FAIL-SAFE LOGICAL SYSTEMS [J].
MINE, H ;
KOGA, Y .
IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (03) :282-&
[2]   N-FAIL-SAFE SEQUENTIAL MACHINES [J].
TAKAOKA, T ;
IBARAKI, T .
IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (11) :1189-&
[3]   N-FAIL-SAFE LOGICAL SYSTEMS [J].
TAKAOKA, T ;
MINE, H .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (05) :536-&
[4]   REALIZATION OF FAIL-SAFE SEQUENTIAL MACHINES BY USING A K-OUT-OF-N CODE [J].
TOHMA, Y ;
OHYAMA, Y ;
SAKAI, R .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (11) :1270-&
[5]   FAILSAFE LOGIC NETS [J].
TOKURA, N ;
KASAMI, T ;
HASHIMOTO, A .
IEEE TRANSACTIONS ON COMPUTERS, 1971, C 20 (03) :323-+