FAULT-TOLERANT DYNAMIC MULTILEVEL STORAGE IN ANALOG VLSI

被引:32
作者
CAUWENBERGHS, G
YARIV, A
机构
[1] CALTECH,DEPT ELECT ENGN,PASADENA,CA 91125
[2] CALTECH,DEPT APPL PHYS,PASADENA,CA 91125
来源
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING | 1994年 / 41卷 / 12期
关键词
D O I
10.1109/82.338627
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We present an area-efficient dynamic storage technique for repetitively quantizing and refreshing the analog contents of volatile capacitive memories in VLSI, incorporating redundancy and statistical averaging to avoid sudden loss of information triggered by occasional errors in the quantization. Experimental results obtained from a CMOS implementation are included, validating the robustness of the refresh scheme for long-term analog storage in excess of 8 bit resolution.
引用
收藏
页码:827 / 829
页数:3
相关论文
共 7 条
[1]  
GAUWENBERGHS G, 1993, METHOD APPARATUS LON
[2]   IMPLEMENTATION OF A LEARNING KOHONEN NEURON BASED ON A NEW MULTILEVEL STORAGE TECHNIQUE [J].
HOCHET, B ;
PEIRIS, V ;
ABDO, S ;
DECLERCQ, MJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) :262-267
[3]   MULTIVALUED MOS MEMORY FOR VARIABLE-SYNAPSE NEURAL NETWORKS [J].
HOCHET, B .
ELECTRONICS LETTERS, 1989, 25 (10) :669-670
[4]  
HORIO Y, 1992, ARTIFICIAL NEURAL NE, P344
[5]   ERROR CORRECTION TECHNIQUE FOR MULTIVALUED MOS MEMORY [J].
LEE, EKF ;
GULAK, PG .
ELECTRONICS LETTERS, 1991, 27 (15) :1321-1323
[6]   CCD MEMORY USING MULTILEVEL STORAGE [J].
TERMAN, LM ;
YEE, YS ;
MERRILL, RB ;
HELLER, LG ;
PETTIGREW, MB .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1981, 16 (05) :472-478
[7]  
Vittoz E., 1991, VLSI Design of Neural Networks, P47