LOW-TEMPERATURE EPITAXY USING SI2H6

被引:8
作者
MIENO, F
FURUMURA, Y
机构
[1] Process Development Division, Fujitsu Limited 1015, Kawasaki, 211, Kamikodanaka, Nakahara-Ku
关键词
bipolar transistor; Low temperature epitaxy; Si; Si[!sub]2[!/sub]H[!sub]6[!/sub;
D O I
10.1007/BF02651987
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In the ULSI processes of the 1990s, the emphasis is expected to change from lateral to vertical down sizing in an attempt to achieve better device performance. Low-temperature CVD Si epitaxy will aid in this trend. It also offers the advantage of controllable selective deposition. We proposed three applications of low-pressure, low-temperature Si2H6 epitaxy with new designed reactors. One is half-micron epitaxy on buried layer. We successfully fabricated the bipolar transistor of half-micron epitaxy using the batch reactor of Si2H6 epitaxy. The other applications are formation of transistors having reduced parasitic capacitance and formation of shallow junction. These advanced applications require flexible conditions and low-temperature prebaking. We examined low temperature prebaking of 874° C using H2 and of 800° C using SiH2F2 with the singlewafer reactor. Also, low-temperature epitaxy of 632° C was observed with the singlewafer reactor. © 1990 The Mineral,Metal & Materials Society,Inc.
引用
收藏
页码:1095 / 1100
页数:6
相关论文
共 9 条
[1]  
DEGUCHI T, 1987, IEEE IEDM, V835
[2]  
DENNISON CH, 1985, IEDM TECH DIGEST, V204
[3]   LOW-TEMPERATURE SILICON EPITAXY USING SI2H6 [J].
MIENO, F ;
NAKAMURA, S ;
DEGUCHI, T ;
MAEDA, M ;
INAYOSHI, K .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1987, 134 (09) :2320-2323
[4]  
MIENO F, 1986, 18TH C SOL STAT DEV, P49
[5]  
MIENO F, 1989, 2ND P INT S ULSI SCI, P279
[6]  
MIENO F, 1987, IEEE IEDM, V16
[7]  
MIENO F, 1987, ECS M PHILADELPHIA, P374
[8]  
NAKANO M, 1988, 2ND P INT S ULSI SCI, P123
[9]  
TSUKUNE A, 1989, ECS M FLORIDA, V529