CURRENT-MODE MULTIPLE-INPUT MAX CIRCUIT

被引：31

作者：

BATURONE, I

HUERTAS, JL

BARRIGA, A

SANCHEZSOLANO, S

机构：

[1] Dpto. de Diseño de Circuitos Analógicos, Centro Nacional de Microelectronica/Univ. de Sevilla, Edificio CICA, 41012 Sevilla, Avda Reina Mercedes s/n

来源：

ELECTRONICS LETTERS | 1994年 / 30卷 / 09期

关键词：

CMOS INTEGRATED CIRCUITS; ANALOG CIRCUITS; CURRENT MIRRORS;

D O I：

10.1049/el:19940510

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A CMOS continuous time current-mode circuit which provides the maximum of n analogue inputs is presented. This structure exhibits O(n) complexity, and allows high precision and speed with small area and very low power dissipation. Its operation is discussed and illustrated with simulation results.

引用

页码：678 / 680

页数：3

共 9 条

[1] CURRENT-MODE SUBTHRESHOLD MOS CIRCUITS FOR ANALOG VLSI NEURAL SYSTEMS [J].

ANDREOU, AG ;

BOAHEN, KA ;

POULIQUEN, PO ;

PAVASOVIC, A ;

JENKINS, RE ;

STROHBEHN, K .

IEEE TRANSACTIONS ON NEURAL NETWORKS, 1991, 2 (02) :205-213

[2]

HASSOUN M, 1993, MAR P IEEE INT C NEU, P998

[3]

Lazzaro J., 1988, ADV NEURAL INF PROCE, V1, P703

[4] MATCHING PROPERTIES OF MOS-TRANSISTORS [J].

PELGROM, MJM ;

DUINMAIJER, ACJ ;

WELBERS, APG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1433-1440

[5]

SASAKI M, 1992, IEICE T E A, V75, P50

[6]

SASAKI M, 1990, IEEE T COM, V39, P764

[7]

TSUKANO K, 1993, MAY P INT S CIRC SYS, P1385

[8] ANALYTICAL DETERMINATION OF OUTPUT RESISTANCE AND DC MATCHING ERRORS IN MOS CURRENT MIRRORS [J].

WANG, Z .

IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1990, 137 (05) :397-404

[9]

YAMAKAWA T, 1985, MAY P IEEE ITN S MUL, P75

← 1 →