INSTRUCTION SCHEDULING BEYOND BASIC BLOCKS

被引:17
作者
GOLUMBIC, MC
RAINISH, V
机构
关键词
D O I
10.1147/rd.341.0093
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Instruction scheduling consists of the rearrangement or transformation of program statements, usually at the intermediate language or assembly code level, in order to reduce possible run-time delays between instructions. Such transformations must preserve data dependency and are subject to other constrains. Highly optimizing compilers employing instruction-scheduling techniques have proven to be effective in improving the performance of pipeline processors. Considerable attention has been given to scheduling code within the scope of basic blocks, i.e., straight-line sections of code. In this paper we present techniques for scheduling beyond basic blocks. This allows a further reduction in run-time delays such as those due, e.g., to branches and loops, enabling the exploiting of pipeline architectures which would not otherwise be possible.
引用
收藏
页码:93 / 97
页数:5
相关论文
共 10 条
[1]  
AUSLANDER M, 1982, JUN P ACM SIGPLAN NO, P22
[2]   OPTIMAL CHAINING IN EXPRESSION-TREES [J].
BERNSTEIN, D ;
BORAL, H ;
PINTER, RY .
IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (11) :1366-1374
[3]  
BERNSTEIN D, 1989, JUN P ACM SIGPLAN 89, P258
[4]   REGISTER ALLOCATION VIA COLORING [J].
CHAITIN, GJ ;
AUSLANDER, MA ;
CHANDRA, AK ;
COCKE, J ;
HOPKINS, ME ;
MARKSTEIN, PW .
COMPUTER LANGUAGES, 1981, 6 (01) :47-57
[5]  
CHAITIN GJ, 1982, SIGPLAN 82, P98
[6]  
GIBBONS PB, 1986, JUN P ACM S COMP CON, P11
[7]  
HENNESSY JL, 1984, ACM T PROGR LANG SYS, V5, P422
[8]   INSTRUCTION SCHEDULING FOR THE IBM RISC SYSTEM-6000 PROCESSOR [J].
WARREN, HS .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (01) :85-92
[9]  
WEISS S, 1987, 2ND P INT C ARCH SUP, P105
[10]  
[No title captured]