INSTRUCTION SCHEDULING FOR THE IBM RISC SYSTEM-6000 PROCESSOR

被引:38
作者
WARREN, HS
机构
关键词
D O I
10.1147/rd.341.0085
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
For fast execution on the IBM RISC System/6000 processor, instructions should be arranged in an order that uses the arithmetic units as efficiently as possible. This paper describes the scheduling requirements of the machine, and a scheduling algorithm for it that is used in two compilers.
引用
收藏
页码:85 / 92
页数:8
相关论文
共 14 条
[1]  
AUSLANDER M, 1982, JUN P ACM SIGPLAN NO, P22
[2]   SCHEDULING EXPRESSIONS ON A PIPELINED PROCESSOR WITH A MAXIMAL DELAY OF ONE CYCLE [J].
BERNSTEIN, D ;
GERTNER, I .
ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1989, 11 (01) :57-66
[3]  
BERNSTEIN D, 1985, 88136 ISR SCI CTR TE
[4]   THE EVOLUTION OF RISC TECHNOLOGY AT IBM [J].
COCKE, J ;
MARKSTEIN, V .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (01) :4-11
[5]  
EBCIOGLU K, 1987, 20TH P ANN WORKSH MI, P69
[6]  
EBCIOGLU K, 1987, RC13795 IBM TJ WATS
[7]  
FISHER JA, 1981, IEEE T COMPUT, V30, P478, DOI 10.1109/TC.1981.1675827
[8]   INSTRUCTION SCHEDULING BEYOND BASIC BLOCKS [J].
GOLUMBIC, MC ;
RAINISH, V .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (01) :93-97
[9]   MACHINE ORGANIZATION OF THE IBM RISC SYSTEM-6000 PROCESSOR [J].
GROHOSKI, GF .
IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1990, 34 (01) :37-58
[10]  
HOPKINS ME, 1990, REDUCED INSTRUCTION, P146