OPTIMAL REALIZATIONS OF FLOORPLANS

被引：12

作者：

CHONG, K ^{[1
]}

SAHNI, S ^{[1
]}

机构：

[1] UNIV FLORIDA,DEPT COMP & INFORMAT SCI,GAINESVILLE,FL 32611

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1993年 / 12卷 / 06期

基金：

美国国家科学基金会;

关键词：

D O I：

10.1109/43.229753

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

We consider the problem of selecting a realization for each of the blocks in a floorplan so that the area of the floorplan is minimized. We propose doing this by repeatedly replacing primitive superblocks by equivalent basic blocks. linear time algorithm to determine all the needed primitive superblocks is developed. Equivalent basic blocks are found by using Stockmeyer's algorithm if the primitive superblock has slicing structure and by using branch-and-bound if not. Experimental results are also provided.

引用

页码：793 / 801

页数：9

共 11 条

[1] DIGRAPH RELAXATION FOR TWO-DIMENSIONAL PLACEMENT OF IC BLOCKS [J].

CIESIELSKI, MJ ;

KINNEN, E .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (01) :55-66

[2]

Horowitz E., 1978, FUNDAMENTALS COMPUTE

[3]

OHTSUKI T, 1970, SEP P ICCST KYOT, P67

[4]

Otten R. H. J. M., 1983, Proceedings IEEE International Conference on Computer Design: VLSI in Computers (ICCD '83), P499

[5]

OTTEN RHJ, 1975, P IEEE INT S CIRCUIT, P231

[6] OPTIMAL ORIENTATIONS OF CELLS IN SLICING FLOORPLAN DESIGNS [J].

STOCKMEYER, L .

INFORMATION AND CONTROL, 1983, 57 (2-3) :91-101

[7] THE RECOGNITION OF SERIES-PARALLEL DIGRAPHS [J].

VALDES, J ;

TARJAN, RE ;

LAWLER, EL .

SIAM JOURNAL ON COMPUTING, 1982, 11 (02) :298-313

[8]

Wang T.-C., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P180, DOI 10.1109/DAC.1990.114851

[9] OPTIMAL ASPECT RATIOS OF BUILDING-BLOCKS IN VLSI [J].

WIMER, S ;

KOREN, I ;

CEDERBAUM, I .

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (02) :139-145

[10] FLOORPLANS, PLANAR GRAPHS, AND LAYOUTS [J].

WIMER, S ;

KOREN, I ;

CEDERBAUM, I .

IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1988, 35 (03) :267-278

← 1 2 →