REDUNDANCY IDENTIFICATION REMOVAL AND TEST-GENERATION FOR SEQUENTIAL-CIRCUITS USING IMPLICIT STATE ENUMERATION

被引:39
作者
CHO, H [1 ]
HACHTEL, GD [1 ]
SOMENZI, F [1 ]
机构
[1] UNIV COLORADO,DEPT ELECT & COMP ENGN,BOULDER,CO 80303
关键词
D O I
10.1109/43.238030
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The recent advances in finite state machine (FSM) verification based on implicit state enumeration provide a powerful method for FSM verification. This method can be extended to test generation and redundancy identification. The extended method constructs the product machine of two FSM's to be compared, and reachability analysis is performed by traversing the product machine to find any difference in I/O behavior. When an output difference is detected, the information obtained by reachability analysis is used to generate a test sequence. This method is complete and it generates one of the shortest possible test sequences for a given fault. However, applying this method indiscriminately for all faults may result in unnecessary waste of computer resources. In this paper, we present an efficient method based on reachability analysis of the fault-free machine (three-phase ATPG) in addition to the powerful but more resource-demanding product machine traversal. We report on the application of these algorithms to the problems of generating test sequences, identifying redundancies, and removing redundancies.
引用
收藏
页码:935 / 945
页数:11
相关论文
共 26 条
[1]   A TEST-PATTERN-GENERATION ALGORITHM FOR SEQUENTIAL-CIRCUITS [J].
AUTH, E ;
SCHULZ, MH .
IEEE DESIGN & TEST OF COMPUTERS, 1991, 8 (02) :72-86
[2]  
BRACE KS, 1990, JUN DES AUT C, P40
[3]   MIS - A MULTIPLE-LEVEL LOGIC OPTIMIZATION SYSTEM [J].
BRAYTON, RK ;
RUDELL, R ;
SANGIOVANNIVINCENTELLI, A ;
WANG, AR .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (06) :1062-1081
[4]  
BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
[5]  
Burch J. R., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P46, DOI 10.1109/DAC.1990.114827
[6]  
CHENG KT, 1991, JUN P DES AUT C, P164
[7]  
CHENG KT, 1989, MAY P INT S CIRC SYS, P1935
[8]  
CHENG WT, 1989, MAY P INT S CIRC SYS, P1939
[9]  
Cho H., 1993, Journal of Electronic Testing: Theory and Applications, V4, P19, DOI 10.1007/BF00971937
[10]  
COUDERT O, 1989, NOV P IMEC IFIP INT, P111