A NEURAL NETWORK DESIGN FOR CIRCUIT PARTITIONING

被引:9
作者
YIH, JS
MAZUMDER, P
机构
[1] Department ot Electrical Engineering and Computer Science, University of Michigan, Ann Arbor
基金
美国国家科学基金会;
关键词
D O I
10.1109/43.62771
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper proposes a neural network model for circuit bipartitioning. The massive parallelism of neural nets has been successfully exploited to balance the partitions of a circuit and to reduce the external wiring between the partitions. The experimental results obtained by neural nets are found to be comparable with those achieved by the Fiduccia and Mattheyses algorithm. The proposed approach can be implemented in hardware to accelerate the time consuming partitioning procedures. © 1990 IEEE
引用
收藏
页码:1265 / 1271
页数:7
相关论文
共 15 条
[1]  
CORRIGAN LI, 1979, JUN P DES AUT C, P406
[2]   A PROCEDURE FOR PLACEMENT OF STANDARD-CELL VLSI CIRCUITS [J].
DUNLOP, AE ;
KERNIGHAN, BW .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (01) :92-98
[3]  
Fiduccia C. M., 1988, PROC 19 AUTOM C, P241, DOI DOI 10.1109/DAC.1982.1585498
[4]  
GRAF HP, 1986, P C NEURAL NETWORKS, P182
[5]  
HOPFIELD JJ, 1985, BIOL CYBERN, V52, P141
[6]   NEURAL NETWORKS AND PHYSICAL SYSTEMS WITH EMERGENT COLLECTIVE COMPUTATIONAL ABILITIES [J].
HOPFIELD, JJ .
PROCEEDINGS OF THE NATIONAL ACADEMY OF SCIENCES OF THE UNITED STATES OF AMERICA-BIOLOGICAL SCIENCES, 1982, 79 (08) :2554-2558
[7]   AN EFFICIENT APPROACH TO GATE MATRIX LAYOUT [J].
HWANG, DK ;
FUCHS, WK ;
KANG, SM .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) :802-809
[8]  
Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
[9]  
KODRES UR, 1972, DESIGN AUTOMATION DI, P173
[10]  
KRISHNAMURTHY B, 1984, IEEE T COMPUT, V33, P438, DOI 10.1109/TC.1984.1676460