A TRUE SINGLE-PHASE-CLOCK DYNAMIC CMOS CIRCUIT TECHNIQUE

被引:98
作者
YUAN, JR
KARLSSON, I
SVENSSON, C
机构
关键词
D O I
10.1109/JSSC.1987.1052831
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:899 / 901
页数:3
相关论文
共 9 条
[1]   NORA - A RACEFREE DYNAMIC CMOS TECHNIQUE FOR PIPELINED LOGIC STRUCTURES [J].
GONCALVES, NF ;
DEMAN, HJ .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (03) :261-266
[2]  
Mead C., 1980, INTRO VLSI SYSTEMS
[3]  
MOEGEN G, 1978, GROSSINTEGRATION, P252
[4]   A DESIGN STYLE FOR VLSI CMOS [J].
MYERS, DJ ;
IVEY, PA .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (03) :741-745
[5]  
SIKSTROM B, 1981, P EUR C CIRC THEOR D, P919
[6]   FULLY DYNAMIC SWITCH-LEVEL SIMULATION OF CMOS CIRCUITS [J].
SUNDBLAD, R ;
SVENSSON, C .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (02) :282-289
[7]  
SVENSSON C, 1986, LITHIFMIS126 LINK U
[8]  
1984, 4510033 GOULD AMI SE
[9]  
[No title captured]