SIMPLE ANALYTICAL MODEL FOR ESTIMATING DC-ALPHA OF LATERAL P-N-P TRANSISTORS

被引：7

作者：

RAM, GV ^{[1
]}

TYAGI, MS ^{[1
]}

机构：

[1] INDIAN INST TECHNOL,DEPT ELECT ENGN,KANPUR 208016,UTTAR PRADESH,INDIA

来源：

IEEE TRANSACTIONS ON ELECTRON DEVICES | 1978年 / 25卷 / 01期

关键词：

D O I：

10.1109/T-ED.1978.19034

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：62 / 64

页数：3

共 13 条

[1] MERGED-TRANSISTOR LOGIC (MTL) - LOW-COST BIPOLAR LOGIC CONCEPT [J].

BERGER, HH ;

WIEDMANN, SK .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (05) :340-&

[2] INVESTIGATION OF LATERAL TRANSISTORS - DC CHARACTERISTICS [J].

CHOU, S .

SOLID-STATE ELECTRONICS, 1971, 14 (09) :811-&

[3] LOAD-LINE ANALYSIS OF IIL [J].

ELMASRY, MI ;

MIDHA, RD .

ELECTRONICS LETTERS, 1975, 11 (03) :68-69

[4] INTEGRATED CIRCUIT MODEL FOR LATERAL PNP TRANSISTORS INCLUDING ISOLATION JUNCTION INTERACTIONS [J].

KIDRON, I .

INTERNATIONAL JOURNAL OF ELECTRONICS, 1971, 31 (05) :421-&

[5]

KLASSEN FM, 1975, IEEE T ELECTRON DEV, V22, P145

[6] NUMERICAL-ANALYSIS OF DC PERFORMANCE OF SMALL GEOMETRY LATERAL TRANSISTORS [J].

LAST, JD ;

LUCAS, DW ;

SUMERLING, GW .

SOLID-STATE ELECTRONICS, 1974, 17 (11) :1111-1118

[7] DC ANALYSIS OF MULTIPLE COLLECTOR AND MULTIPLE EMITTER TRANSISTORS IN INTEGRATED STRUCTURES [J].

LIN, HC .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1969, SC 4 (01) :20-&

[8] THEORY OF LATERAL TRANSISTORS [J].

LINDMAYER, J ;

SCHNEIDER, W .

SOLID-STATE ELECTRONICS, 1967, 10 (03) :225-+

[9] HIGH-SPEED INTEGRATED INJECTION LOGIC (I2L) [J].

MULDER, C ;

WULMS, HEJ .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1976, 11 (03) :379-385

[10]

RAM GV, 1975, THESIS INDIAN I TECH

← 1 2 →