A COMPARISON OF CMOS CIRCUIT TECHNIQUES - DIFFERENTIAL CASCODE VOLTAGE SWITCH LOGIC VERSUS CONVENTIONAL LOGIC

被引：85

作者：

CHU, KM

PULFREY, DL

机构：

来源：

关键词：

D O I：

10.1109/JSSC.1987.1052767

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：528 / 532

页数：5

共 12 条

[1] DESIGN PROCEDURES FOR DIFFERENTIAL CASCODE VOLTAGE SWITCH CIRCUITS
CHU, KM
PULFREY, DI
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) : 1082 - 1087
[2] CHU KM, 1986, THESIS U BRIT COLUMB
[3] NORA - A RACEFREE DYNAMIC CMOS TECHNIQUE FOR PIPELINED LOGIC STRUCTURES
GONCALVES, NF
DEMAN, HJ
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (03) : 261 - 266
[4] Heller L.G., 1984, ISSCC, P16
[5] HELLER LG, 1985, IBM TECH DISC B, V27, P6015
[6] ACCURATE SIMULATION OF POWER DISSIPATION IN VLSI CIRCUITS
KANG, SM
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (05) : 889 - 891
[7] HIGH-SPEED COMPACT CIRCUITS WITH CMOS
KRAMBECK, RH
LEE, CM
LAW, HFS
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (03) : 614 - 619
[8] MONTOYE RK, 1985, IBM TECH DISC B, V27, P6148
[9] PARK AHC, 1984, THESIS MIT CAMBRIDGE, pCH4
[10] PFENNINGS LCM, 1985, ISSCC DIG TECH PAPER, P212