ESTIMATION OF MAXIMUM CURRENTS IN MOS IC LOGIC-CIRCUITS

被引：47

作者：

CHOWDHURY, S

BARKATULLAH, JS

机构：

[1] Department of Electrical and Computer Engineering, University of Iowa, Iowa City

来源：

IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1990年 / 9卷 / 06期

基金：

美国国家科学基金会;

关键词：

D O I：

10.1109/43.55194

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Current estimates are needed in integrated circuits (IC) for accurate timing analysis and for reliable design of power and ground buses. Maximum current estimates are of particular interest, especially with respect to the design of power and ground buses. This paper deals with estimating currents in nMOS/CMOS IC logic circuits at three levels of hierarchies: gate level, macro-level, and power/ground distribution level. Models are developed for estimating currents in nMOS/CMOS gates. These models are used to estimate currents in a macro in response to input excitations. Algorithms are developed to estimate the maximum current requirement for a macro and to identify the input excitation at which the maximum current occurs. The macro-currents are used to estimate the maximum currents in the segments of power (ground) distribution systems. Some of the algorithms provide tradeoff between runtime and quality of solutions. Experimental results are included. © 1990 IEEE

引用

页码：642 / 654

页数：13

共 13 条

[1] ELECTROMIGRATION FAILURE MODES IN ALUMINUM METALLIZATION FOR SEMICONDUCTOR DEVICES [J].

BLACK, JR .

PROCEEDINGS OF THE IEEE, 1969, 57 (09) :1587-&

[2]

Burch R., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P294, DOI 10.1109/DAC.1988.14773

[3]

CHOWDHURY S, 1986, 4TH P MIT C ADV RES, P141

[4]

CHOWDHURY S, 1989, 26TH P DES AUT C

[5] ELECTROMIGRATION AND FAILURE IN ELECTRONICS - INTRODUCTION [J].

DHEURLE, FM .

PROCEEDINGS OF THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, 1971, 59 (10) :1409-&

[6]

Gibbons A., 1985, ALGORITHMIC GRAPH TH

[7]

NAJM F, 1988, P INT C COMPUTER AID, P204

[8]

OUSTERHOUT J, 1984, 21ST P DES AUT C, P542

[9]

RAO V, 1988, SWITCH LEVEL TIMING

[10]

SHOJI M, 1988, CMOS DIGITAL CIRCUIT

← 1 2 →