3-DIMENSIONAL TOPOGRAPHY SIMULATION-MODEL - ETCHING AND LITHOGRAPHY

被引:20
作者
FUJINAGA, M
KOTANI, N
KUNIKIYO, T
ODA, H
SHIRAHATA, M
AKASAKA, Y
机构
[1] LSI R&D Laboratory, Mitsubishi Electric Corporation, Hyogo, 664, 4-1, Mizuhara, Itami
关键词
Three-Dimensional Topography;
D O I
10.1109/16.59908
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A new etching model is introduced. In this model, topography is derived by solving a modified diffusion equation. This model is simple and makes it possible to simulate three-dimensional (3D) topography accurately and quickly. Based on this model, a 3D topography simulator has been developed, which can be applied in the development of photolithography and isotropic/anisotropic etching. With this simulator, it is possible to simulate the series processes and multi-layer etching, such as contact hole and trench etching. By simulating photolithography, diffraction and standing-wave effects can be found clearly in the 3D topography of the developed photoresist. In the case of the etching process which is restricted by diffusion, we inspected the dependence of the etch front topography on the window width of the mask. © 1990 IEEE
引用
收藏
页码:2183 / 2192
页数:10
相关论文
共 12 条
[1]  
Connor J., 1976, FINITE ELEMENT TECHN
[2]  
Crank J., 1956, MATH DIFFUSION, P12
[3]   MODELING PROJECTION PRINTING OF POSITIVE PHOTORESISTS [J].
DILL, FH ;
NEUREUTHER, AR ;
TUTTLE, JA ;
WALKER, EJ .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, ED22 (07) :456-464
[4]   CHARACTERIZATION OF POSITIVE PHOTORESIST [J].
DILL, FH ;
HORNBERGER, WP ;
HAUGE, PS ;
SHAW, JM .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, ED22 (07) :445-452
[5]  
GROVE AS, 1967, PHYSICS TECHNOLOGY S, P48
[6]  
HIRAI Y, 1987, S VLSI TECHNOLOGY, P15
[7]   LINE-PROFILE RESIST DEVELOPMENT SIMULATION TECHNIQUES [J].
JEWETT, RE ;
HAGOUEL, PI ;
NEUREUTHER, AR ;
VANDUZER, T .
POLYMER ENGINEERING AND SCIENCE, 1977, 17 (06) :381-384
[8]  
KIM DJ, 1984, IEEE T ELECTRON DEV, V31, P1730
[10]  
MATSUZAWA T, 1985, IEEE T ELECTRON DEV, V32, P1789