PRBS GENERATION AND ERROR-DETECTION ABOVE 10 GB/S USING A MONOLITHIC SI BIPOLAR IC

被引:8
作者
BUSSMANN, M [1 ]
LANGMANN, U [1 ]
HILLERY, WJ [1 ]
BROWN, WW [1 ]
机构
[1] HEWLETT PACKARD CORP, CALIF DESIGN CTR, SANTA CLARA, CA 95050 USA
关键词
INTEGRATED CIRCUITS; PSEUDORANDOM BINARY SEQUENCES; TESTING;
D O I
10.1109/50.350586
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes the application of a monolithic Si bipolar IC to serve as a single-chip measurement instrument for pseudo-random binary sequence (PRBS) generation, bit error detection, de-scrambling, and trigger derivation up to 12.5 Gb/s. The package interconnect problem of high I/O count multi-Gb/s IC's is addressed. The paper presents a packaging solution with improved ground contact and odd-mode controlled impedance differential microstrip transmission lines. A method for phase synchronization of multiple PRBS generators is proposed and its feasibility is demonstrated by measurement results.
引用
收藏
页码:353 / 360
页数:8
相关论文
共 12 条
[1]   125 GBIT/S SILICON BIPOLAR 1-4-DEMULTIPLEXER IC [J].
ALBERS, JN ;
LANGMANN, U ;
LAO, ZH ;
SCHLAG, E .
ELECTRONICS LETTERS, 1992, 28 (23) :2160-2162
[2]   PROPOSAL FOR A VERSATILE MONOLITHIC MULTI-GBIT/S M-SEQUENCE TEST SYSTEM [J].
BUSSMANN, M ;
LANGMANN, U .
ELECTRONICS LETTERS, 1990, 26 (19) :1625-1626
[3]  
BUSSMANN M, 1993, FEB IEEE INT SOL STA, P152
[4]  
BUSSMANN M, IN PRESS IEEE J SOLI
[5]  
FELDER A, 1992, SEP P IEEE BIP CIRC, P159
[6]  
Golomb S. W., 1982, SHIFT REGISTER SEQUE
[7]   A HIGH-SPEED BIPOLAR TECHNOLOGY FEATURING SELF-ALIGNED SINGLE-POLY BASE AND SUBMICROMETER EMITTER CONTACTS [J].
HUANG, WM ;
DROWLEY, CI ;
VANDEVOORDE, PJ ;
PETTENGILL, D ;
TURNER, JE ;
KAPOOR, AK ;
LIN, CH ;
BURTON, G ;
ROSNER, SJ ;
BRIGHAM, K ;
FU, HS ;
OH, SY ;
SCOTT, MP ;
CHIANG, SY ;
WANG, A .
IEEE ELECTRON DEVICE LETTERS, 1990, 11 (09) :412-414
[8]  
LAO ZH, UNPUB 20 GB S SILICO
[9]   SERIES-PARALLEL GENERATION OF M-SEQUENCES [J].
OREILLY, JJ .
RADIO AND ELECTRONIC ENGINEER, 1975, 45 (04) :171-176
[10]   A SI BIPOLAR PHASE AND FREQUENCY DETECTOR IC FOR CLOCK EXTRACTION UP TO 8-GB/S [J].
POTTBACKER, A ;
LANGMANN, U ;
SCHREIBER, HU .
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1992, 27 (12) :1747-1751