The effect of the polishing pad treatments on the chemical-mechanical polishing of SiO2 films

被引:75
作者
Li, WD [1 ]
Shin, DW [1 ]
Tomozawa, M [1 ]
Murarka, SP [1 ]
机构
[1] RENSSELAER POLYTECH INST, CTR INTEGRATED ELECTR & ELECTR MFG, TROY, NY 12180 USA
关键词
chemical-mechanical polishing; integrated circuit; silicon oxide;
D O I
10.1016/0040-6090(96)80082-4
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Polishing pads play an important role in chemical-mechanical polishing (CMP) which has recently been recognized as the most effective method to achieve global planarization in very large scale integrated circuit multi-level interconnects. In this work, we have investigated CMP performances of SiO2 as a function of the time of soaking the pad in water, pad conditioning, and pad surface temperature. It has been observed that the dynamic shear modulus G' of an IC1000 pad decreases to two thirds of its dry value during 5 h water soaking, while its oxide removal rate remains practically unchanged. The shear modulus of a polishing pad also decreases with the increase of pad temperature. For example, G' of an IC1000 pad drops approximately by a factor of 2 when temperature increases from 40 degrees C to 80 degrees C. Correspondingly, increases of both oxide removal rate and planarization efficiency, which is the step-height reduction per unit oxide removed on the ''up feature'', have been observed when the slurry temperature increases (which raises the pad surface temperature). Pad conditioning is a crucial step in CMP. The oxide removal rate decreases with time during a CMP process without pad conditioning until reaching a low steady-state value. On the other hand, the planarization efficiency increases with time during a CMP process without pad conditioning. Possible mechanisms which may lead to these observations are discussed.
引用
收藏
页码:601 / 606
页数:6
相关论文
共 9 条
[1]  
JAIRATH R, 1994, MATER RES SOC SYMP P, V337, P121, DOI 10.1557/PROC-337-121
[2]  
JAIRATH R, 1993, P ADV METAL ULSI APP, P531
[3]   CHEMICAL-MECHANICAL POLISHING FOR FABRICATING PATTERNED W METAL FEATURES AS CHIP INTERCONNECTS [J].
KAUFMAN, FB ;
THOMPSON, DB ;
BROADIE, RE ;
JASO, MA ;
GUTHRIE, WL ;
PEARSON, DJ ;
SMALL, MB .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (11) :3460-3465
[4]  
MORIMOTO S, 1992, Patent No. 5104828
[5]  
OMARA WC, 1994, SEMICOND INT JUL, P140
[6]   APPLICATION OF CHEMICAL MECHANICAL POLISHING TO THE FABRICATION OF VLSI CIRCUIT INTERCONNECTIONS [J].
PATRICK, WJ ;
GUTHRIE, WL ;
STANDLEY, CL ;
SCHIABLE, PM .
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1991, 138 (06) :1778-1784
[7]  
Sivaram S., 1992, Advanced Metallization for ULSI Applications (Formerly Workshop on Tungsten and Other Advanced Metals for ULSI Applications) Proceedings of the Conference, P511
[8]  
TOMOZAWA M, 1994, MATER RES SOC SYMP P, V337, P89, DOI 10.1557/PROC-337-89
[9]  
1993, 983 DYNAMIC MECHANIC, P4